View S6B0755_761878.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

S6B0755
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
JUNE. 2000. Ver. 1.0
Prepared by
Hyoung_Seok ,Lee
mailto:lhs98@samsung.co.kr Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of LCD Driver IC Team.
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
S6B0755 Specification Revision History Version 0.0 0.1 Original Append PAD configuration Append COG/ILB align key coordinates and TOM coordinate Append PAD center coordinates to table 1, 2 Added 6800-mode interface description for data latch with (page 12) C2 CAP value : 0.1 to 0.47uF 0.47 to 2.0uF (page 30) Added description of the column address operation. (page 35) Added that Display On/Off command has priority over Entire Display On/Off and Reverse Display On/Off. (page 39) Added N-line inversion command description (page 43) Modify 6800 parallel interface timing Fix the TBD Value of DC Characteristics. Modify dynamic current consumption value(Idd2.Idds1) Content Date Dec.1999 Jan.2000
0.2
Jan.2000
0.3 1.0
Feb.2000 Jun.2000
2
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
CONTENTS
INTRODUCTION ..................................................................................................................................................1 BLOCK DIAGRAM ...............................................................................................................................................2 PAD CONFIGURATION .......................................................................................................................................3 PIN DESCRIPTION ..............................................................................................................................................7 POWER SUPPLY..........................................................................................................................................7 LCD DRIVER SUPPLY..................................................................................................................................7 SYSTEM CONTROL .....................................................................................................................................8 MICROPROCESSOR INTERFACE ...............................................................................................................9 LCD DRIVER OUTPUTS .............................................................................................................................11 FUNCTIONAL DESCRIPTION............................................................................................................................12 MICROPROCESSOR INTERFACE .............................................................................................................12 DISPLAY DATA RAM (DDRAM) ..................................................................................................................16 LCD DISPLAY CIRCUITS............................................................................................................................20 LCD DRIVER CIRCUIT ...............................................................................................................................22 POWER SUPPLY CIRCUITS ......................................................................................................................25 REFERECE CIRCUIT EXAMPLES..............................................................................................................30 RESET CIRCUIT .........................................................................................................................................32 INSTRUCTION DESCRIPTION...........................................................................................................................33 SPECIFICATIONS..............................................................................................................................................55 ABSOLUTE MAXIMUM RATINGS...............................................................................................................55 DC CHARACTERISTICS.............................................................................................................................56 AC CHARACTERISTICS .............................................................................................................................59 REFERENCE APPLICATIONS...........................................................................................................................63 MICROPROCESSOR INTERFACE .............................................................................................................63 CONNECTIONS BETWEEN S6B0755 AND LCD PANEL ............................................................................65
3
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
INTRODUCTION
The S6B0755 is a driver & controller LSI for graphic dot-matrix liquid crystal display systems. It contains 65 common and 128 segment driver circuits. This chip is connected directly to a microprocessor, accepts serial or 8bit parallel display data and stores in an on-chip display data RAM of 65 x 128 bits. It provides a highly flexible display section due to 1-to-1 correspondence between on-chip display data RAM bits and LCD panel pixels. And it performs display data RAM read/write operation with no externally operating clock to minimize power consumption. In addition, because it contains power supply circuits necessary to drive liquid crystal, it is possible to make a display system with the fewest components.
FEATURES
Driver Output Circuits - 65 common outputs / 128 segment outputs Applicable Duty Ratios Programmable duty ratio - - - - - - - - - - - - - - 1/17 to 1/65 Various partial display Partial window moving & data scrolling Applicable LCD bias 1/4 to 1/9 Maximum display area 65 x 128
On-chip Display Data RAM Capacity: 65 x 128 = 8,320 bits Bit data "1": a dot of display is illuminated. Bit data "0": a dot of display is not illuminated.
Microprocessor Interface 8-bit parallel bi-directional interface with 6800-series or 8080-series. SPI (Serial Peripheral Interface) available. (only write operation)
On-chip Low Power Analog Circuit On-chip oscillator circuit Voltage converter (x3, x4 or x5) Voltage regulator (temperature coefficient: -0.05%/C or external input) On-chip electronic contrast control function (64 steps) Voltage follower (LCD bias: 1/4 to 1/9) Supply voltage (VDD): 1.8 to 3.3 V LCD driving voltage (VLCD = V0 - VSS): 4.0 to 15.0 V
Operating Voltage Range
Low power Consumption - 120 Typ. (Internal power supply on and display OFF) Package Type - Gold bumped chip or TCP
1
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
BLOCK DIAGRAM
SEG127 SEG126 SEG125 : : SEG2 SEG1 SEG0 COMS1 COM63 : : : COM0 COMS
VDD V0 V1 V2 V3 V4 VSS2
128 SEGMENT DRIVER CIRCUITS
66 COMMON DRIVER CIRCUITS
SEGMENT CONTROLLER
COMMON CONTROLLER
V/F CIRCUIT V0 VR INTRS VEXT REF PAGE ADDRESS CIRCUIT V/R CIRCUIT COLUMN ADDRESS CIRCUIT VOUT C1C1+ C2C2+ C3+ C4+ VCI OSCILLATOR DISPLAY DATA RAM 65 X 128 = 8,320Bits LINE ADDRESS CIRCUIT DISPLAY TIMING GENERATOR CIRCUIT/
V/C CIRCUIT INSTRUCTION DECODER & REGISTER
INTERNAL POWER SUPPLY
BUS HOLDER
STATUS REGISTER
MPU INTERFACE (PARALLEL & SERIAL)
Test1 Test2 Test3 Test4
DB0 DB1 DB2 DB3 DB4 DB5 DB6(SCLK) DB7(SID) RW_WR E_RD RS CS1B PS0 PS1 RESETB
VSS2
VSS1
Figure 1. Block Diagram
2
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PAD CONFIGURATION
Normal 290 291 Y Dummy 145 144 X
S6B0755
(TOP VIEW)
317 1
(0,0)
118
117
Figure 2. S6B0755 Chip Configuration
Table 1. S6B0755 Pad Dimension Item Chip size Input Pad pitch Output NC* Pad No. 1 to 117 119 to 143 146 to 289 292 to 316 1,117,118,144,145,290,291,317 1 2 to 116 117 118 119 to 143 Bumped pad size (Max.) 144 145 146 to 289 290 291 292 to 316 317 60 50 60 110 110 110 60 40 60 110 110 110 80 110 100 110 60 40 60 110 110 110 60 40 60 um 60 Size X 9530 70 Y 2080 Unit
Bumped pad height All pad 14 (Typ.) * Dummy to Dummy pad pitch is 80 um . Dummy to normal pad pitch is 80 um.
3
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
COG Align Key Coordinate
ILB Align Key Coordinate
30m 30m 30m
30m 30m 30m
42m
108m
108m
42m
30m 30m 30m
(-4668, +943) 60m
(+4121, +394)
42 m
42 m
(+4503, +893
30m
(-3965, -485)
108m
108m
TOM(TEG On Main chip) Coordinate The TOM has test items for process evaluation. There are many bumped PADs in this area as like main chip. So when designing COG pattern, ITO pattern must be prohibited on this area (TOM). If ITO pattern is used for routing over this area, it can be happened pattern-short through bumped PAD on TOM.
220um (4153.0, 200.0)
600um
(3933.0, -400.0)
4
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PAD CENTER COORDINATES
Table 2. Pad Center Coordinates [Unit: m]
NO. Name X Y NO. Name X Y NO. Name X Y NO. Name X Y
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
DUMMY TEST1 TEST2 TEST3 TEST4 VSS VDD VDD PS0 VSS VDD PS1 VSS CS1B VDD VDD RESETB RS VSS RW_WR E_RD VDD DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 VDD VDD VDD VDD VDD VDD VDD VCI VCI VCI VCI VCI VCI VCI VCI VSS1 VSS1 VSS1 VSS1 VSS2
-4070 -3990 -3920 -3850 -3780 -3710 -3640 -3570 -3500 -3430 -3360 -3290 -3220 -3150 -3080 -3010 -2940 -2870 -2800 -2730 -2660 -2590 -2520 -2450 -2380 -2310 -2240 -2170 -2100 -2030 -1960 -1890 -1820 -1750 -1680 -1610 -1540 -1470 -1400 -1330 -1260 -1190 -1120 -1050 -980 -910 -840 -770 -700 -630
-925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925
51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
VSS2 VSS2 VSS2 VSS2 VOUT VOUT VOUT VOUT VOUT VOUT VOUT VOUT C3+ C3+ C3+ C3+ C1C1C1C1C1+ C1+ C1+ C1+ C2+ C2+ C2+ C2+ C2C2C2C2C4+ C4+ C4+ C4+ VSS REF VEXT VDD INTRS VSS V4 V4 V4 V4 V3 V3 V3 V3
-560 -490 -420 -350 -280 -210 -140 -70 0 70 140 210 280 350 420 490 560 630 700 770 840 910 980 1050 1120 1190 1260 1330 1400 1470 1540 1610 1680 1750 1820 1890 1960 2030 2100 2170 2240 2310 2380 2450 2520 2590 2660 2730 2800 2870
-925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925
101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150
V2 V2 V2 V2 V1 V1 V1 V1 V0 V0 V0 V0 VR VR VSS VSS DUMMY DUMMY COM31 COM30 COM29 COM28 COM27 COM26 COM25 COM24 COM23 COM22 COM21 COM20 COM19 COM18 COM17 COM16 COM15 COM14 COM13 COM12 COM11 COM10 COM9 COM8 COM7 DUMMY DUMMY COM6 COM5 COM4 COM3 COM2
2940 3010 3080 3150 3220 3290 3360 3430 3500 3570 3640 3710 3780 3850 3920 3990 4070 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4618 4370 4290 4230 4170 4110 4050
-925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -925 -881 -801 -741 -681 -621 -561 -501 -441 -381 -321 -261 -201 -141 -81 -21 39 99 159 219 279 339 399 459 519 579 639 719 893 893 893 893 893 893
151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200
COM1 COM0 COMS SEG0 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 SEG20 SEG21 SEG22 SEG23 SEG24 SEG25 SEG26 SEG27 SEG28 SEG29 SEG30 SEG31 SEG32 SEG33 SEG34 SEG35 SEG36 SEG37 SEG38 SEG39 SEG40 SEG41 SEG42 SEG43 SEG44 SEG45 SEG46
3990 3930 3870 3810 3750 3690 3630 3570 3510 3450 3390 3330 3270 3210 3150 3090 3030 2970 2910 2850 2790 2730 2670 2610 2550 2490 2430 2370 2310 2250 2190 2130 2070 2010 1950 1890 1830 1770 1710 1650 1590 1530 1470 1410 1350 1290 1230 1170 1110 1050
893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893
5
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Table 2. Pad Center Coordinates (Continued) [Unit: m]
NO. Name X Y NO. Name X Y NO. Name X Y
201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250
SEG47 SEG48 SEG49 SEG50 SEG51 SEG52 SEG53 SEG54 SEG55 SEG56 SEG57 SEG58 SEG59 SEG60 SEG61 SEG62 SEG63 SEG64 SEG65 SEG66 SEG67 SEG68 SEG69 SEG70 SEG71 SEG72 SEG73 SEG74 SEG75 SEG76 SEG77 SEG78 SEG79 SEG80 SEG81 SEG82 SEG83 SEG84 SEG85 SEG86 SEG87 SEG88 SEG89 SEG90 SEG91 SEG92 SEG93 SEG94 SEG95 SEG96
990 930 870 810 750 690 630 570 510 450 390 330 270 210 150 90 30 -30 -90 -150 -210 -270 -330 -390 -450 -510 -570 -630 -690 -750 -810 -870 -930 -990 -1050 -1110 -1170 -1230 -1290 -1350 -1410 -1470 -1530 -1590 -1650 -1710 -1770 -1830 -1890 -1950
893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893
251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300
SEG97 SEG98 SEG99 SEG100 SEG101 SEG102 SEG103 SEG104 SEG105 SEG106 SEG107 SEG108 SEG109 SEG110 SEG111 SEG112 SEG113 SEG114 SEG115 SEG116 SEG117 SEG118 SEG119 SEG120 SEG121 SEG122 SEG123 SEG124 SEG125 SEG126 SEG127 COM32 COM33 COM34 COM35 COM36 COM37 COM38 COM39 DUMMY DUMMY COM40 COM41 COM42 COM43 COM44 COM45 COM46 COM47 COM48
-2010 -2070 -2130 -2190 -2250 -2310 -2370 -2430 -2490 -2550 -2610 -2670 -2730 -2790 -2850 -2910 -2970 -3030 -3090 -3150 -3210 -3270 -3330 -3390 -3450 -3510 -3570 -3630 -3690 -3750 -3810 -3870 -3930 -3990 -4050 -4110 -4170 -4230 -4290 -4370 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618
893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 893 719 639 579 519 459 399 339 279 219 159
301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317
COM49 COM50 COM51 COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM61 COM62 COM63 COMS1 DUMMY
-4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618 -4618
99 39 -21 -81 -141 -201 -261 -321 -381 -441 -501 -561 -621 -681 -741 -801 -881
6
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PIN DESCRIPTION
POWER SUPPLY
Table 1. Power Supply Pins Name VDD VSS1 VSS2 I/O Supply Supply Power supply Ground NOTE: VSS1 and VSS2 must be shorted to external wire. LCD driver supplies voltages The voltage determined by LCD pixel is impedance converted by an operational amplifier for application. Voltages should have the following relationship; V0 V1 V2 V3 V4 VSS When the internal power circuit is active, these voltages are generated as following table according to the state of LCD bias. LCD bias V2 V3 V4 V1 1/N bias NOTE: N = 4 to 9 (N-1) / N x V0 (N-2) / N x V0 (2/N) x V0 (1/N) x V0 Description
V0 V1 V2 V3 V4
I/O
LCD DRIVER SUPPLY
Table 2. LCD Driver Supply Pins Name C1C1+ C2C2+ C3+ C4+ VOUT VCI VR I/O O O O O O O I/O I I Description Capacitor 1 negative connection pin for voltage converter Capacitor 1 positive connection pin for voltage converter Capacitor 2 negative connection pin for voltage converter Capacitor 2 positive connection pin for voltage converter Capacitor 3 positive connection pin for voltage converter Capacitor 4 positive connection pin for voltage converter Voltage converter input / output pin Voltage converter input voltage pin Voltages should have the following relationship: VDD VCI V0 V0 voltage adjustment pin It is valid only when on-chip resistors are not used (INTRS = "L") Selects the external VREF voltage via VEXT pin - REF = "L": using the external VREF - REF = "H": using the internal VREF Externally input reference voltage (VREF) for the internal voltage regulator It is valid only when REF is "L".
REF
I
VEXT
I
7
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
SYSTEM CONTROL
Table 3. System Control Pins Name I/O Description Internal resistors select pin This pin selects the resistors for adjusting V0 voltage level. - INTRS = "H": use the internal resistors - INTRS = "L": use the external resistors VR pin and external resistive divider control V0 voltage. Test pins Don't use these pins.
INTRS
I
TEST1 to TEST4
I
8
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
MICROPROCESSOR INTERFACE
Table 4. Microprocessor Interface Pins Name RESETB I/O I Reset the input pin When RESETB is "L", initialization is executed. Parallel/Serial data input select input PS0 PS0 I Interface Mode Parallel Serial Data/ Instruction RS RS or None Data Read / Write E_RD RW_WR Write only Serial Clock Description
H L
DB0 to DB7 SID(DB7)
SCLK(DB6)
*NOTE: When PS is "L", DB0 to DB5 are high impedance and E_RD and RW_WR must be fixed to either "H" or "L". Microprocessor interface select input pin - PS0 = "H" , PS1 = "H": 6800-series parallel MPU interface - PS0 = "H" , PS1 = "L": 8080-series parallel MPU interface - PS0 = "L" , PS1 = "H": 4 Pin-SPI serial MPU interface - PS0 = "L" , PS1 = "L": 3 Pin-SPI serial MPU interface CS1B I Chip select input pins Data/instruction I/O is enabled only when CS1B is "L" . When chip select is non-active, DB0 to DB7 may be high impedance. Register select input pin - RS = "H": DB0 to DB7 are display data - RS = "L": DB0 to DB7 are control data Read / Write execution control pin PS1 H RW_WR I L 8080-series /WR MPU Type 6800-series RW_WR RW Description Read/Write control input pin - RW = "H": read - RW = "L": write Write enable clock input pin The data on DB0 to DB7 are latched at the rising edge of the /WR signal.
PS1
I
RS
I
9
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Table 6 (Continued) Name I/O Read / Write execution control pin PS1 MPU Type E_RD Description Read/Write control input pin - RW = "H": When E is "H", DB0 to DB7 are in an output status. - RW = "L": The data on DB0 to DB7 are latched at the falling edge of the E signal. Read enable clock input pin When /RD is "L", DB0 to DB7 are in an output status. Description
H E_RD I
6800-series
E
L
8080-series
/RD
DB0 to DB7
I/O
8-bit bi-directional data bus that is connected to the standard 8-bit microprocessor data bus. When the serial interface selected (PS0 = "L"); - DB0 to DB5: high impedance - DB6: serial input clock (SCLK) - DB7: serial input data (SID) When chip select is not active, DB0 to DB7 may be high impedance.
10
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
LCD DRIVER OUTPUTS
Table 5. LCD Driver Outputs Pins Name I/O Description LCD segment driver outputs The display data and the M signal control the output voltage of segment driver. Display data SEG0 to SEG127 H O H L L Power save mode M (Internal) H L H L Segment driver output voltage Normal display V0 VSS V2 V3 VSS Reverse display V2 V3 V0 VSS VSS
LCD common driver outputs The internal scanning data and M signal control the output voltage of common driver. Scan data COM0 to COM63 H O H L L Power save mode COMS (COMS1) M (Internal) H L H L Common driver output voltage VSS V0 V1 V4 VSS
O
Common output for the icons The output signals of two pins are same. When not used, these pins should be left open.
NOTE: DUMMY - These pins should be opened (floated).
11
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
FUNCTIONAL DESCRIPTION
MICROPROCESSOR INTERFACE
Chip Select Input There are CS1B for chip selection. The S6B0755 can interface with an MPU only when CS1B is "L" . When these pins are set to any other combination, RS, E_RD, and RW_WR inputs are disabled and DB0 to DB7 are to be high impedance. And, in case of serial interface, the internal shift register and the counter are reset. Parallel / Serial Interface S6B0755 has four types of interface with an MPU, which are two serial and two parallel interface. This parallel or serial interface is determined by PS 0pin as shown in Table 6. Table 6. Parallel / Serial Interface Mode PS0 H L Type Parallel Serial CS1B CS1B CS1B PS1 H L H L Interface mode 6800-series MPU mode 8080-series MPU mode 4 Pin-SPI MPU mode 3 Pin-SPI MPU mode
Parallel Interface (PS0 = "H") The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by PS1 as shown in Table 7. The type of data transfer is determined by signals at RS, E_RD and RW_WR as shown in Table 8. Table 7. Microprocessor Selection for Parallel Interface PS1 H L CS1B CS1B CS1B RS RS RS E_RD E /RD RW_WR RW /WR DB0 to DB7 DB0 to DB7 DB0 to DB7 MPU bus 6800-series 8080-series
Table 8. Parallel Data Transfer Common RS H H L L 6800-series E_RD (E) H H H H RW_WR (RW) H L H L 8080-series E_RD (/RD) L H L H RW_WR (/WR) H L H L Display data read out Display data write Register status read Writes to internal register (instruction) Description
NOTE: When E_RD pin is always pulled high for 6800-series interface, it can be used CSB for enable signal. In this case, interface data is latched at the rising edge of CSB and the type of data transfer is determined by signals at RS, RW_WR as in case of 6800-series mode.
12
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Serial Interface (PS0 = "L") When the S6B0755 is active(CS1B="L"), serial data (DB7) and serial clock (DB6) inputs are enabled. And not active, the internal 8-bit shift register and the 3-bit counter are reset. The display data/command indication may be controlled either via software or the Register Select(RS) Pin, based on the setting of PS1. When the RS pin is used (PS1 = "H"), data is display data when RS is high, and command data when RS is low. When RS is not used (PS1 = "L"), the LCD Driver will receive command from MPU by default. If messages on the data pin are data rather than command, MPU should send Data Direction command(11101000) to control the data direction and then one more command to define the number of data bytes will be write. After these two continuous commands are send, the following messages will be data rather than command. Serial data can be read on the rising edge of serial clock going into DB6 and processed as 8-bit parallel data on the eighth serial clock. And the DDRAM column address pointer will be increased by one automatically. The next bytes after the display data string is handled as command data. Serial Mode Serial-mode with RS pin Serial-mode with software command PS0 L L PS1 H L CS1B CS1B CS1B RS Used Not used
4 Pin-SPI Interface (PS0 = "L" , PS1 = "H")
CS1B
SID
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB7
DB6
SCLK
RS
Figure 3. 4 Pin SPI Timing (RS is used)
13
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
3 Pin-SPI Interface (PS0 = "L" , PS1 = "L") To write data to the DDRAM, send Data Direction Command in 3-Pin SPI mode. Data is latched at the rising edge of SCLK. And the DDRAM column address pointer will be increased by one automatically.
CS1B 0 23 0 1 78 15 0 829 830 831
~ ~
3 Byte (1) SID
Page
~ ~
2 Byte (2) LSB DDC No. of DATA
~ ~
~ ~
128 Byte Data In
SCLK
MSB
(1) Set Page and Column Address. Set Page Address : 1 0 1 1 P3 P2 P1 P0 Set Column Address MSB : 0 0 0 1 0 Y6 Y5 Y4 Set Column Address LSB : 0 0 0 0 Y3 Y2 Y1 Y0 (2) Set DDC(Data Direction Command) and No. of Data Bytes. Set Data Direction Command( For SPI mode Only): 1 1 1 0 1 0 00 Set No. of Data Bytes(DDL) : D7 D6 D5 D4 D3D2D1D0
Figure 4. 3 Pin SPI Timing (RS is not used) This command is used in 3-Pin SPI mode only. It will be two continuous commands, the first byte controls the data direction and informs the LCD driver the second byte will be number of data bytes will be write. After these two commands sending out, the following messages will be data. If data is stopped in transmitting, it is not valid data. New data will be transferred serially with most significant bit first. Notes: l In spite of transmission of data, if CS1B will be disable, state terminates abnormally. Next state is initialized. l DDL Register value "0" a "1" , "127" a "128". (decimal value)
Busy Flag The Busy Flag indicates whether the S6B0755 is operating or not. When DB7 is "H" in read status operation, this device is in busy status and will accept only read status instruction. If the cycle time is correct, the microprocessor needs not to check this flag before each instruction, which improves the MPU performance.
14
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Data Transfer The S6B0755 uses bus holder and internal data bus for Data Transfer with the MPU. When writing data from the MPU to on-chip RAM, data is automatically transferred from the bus holder to the RAM as shown in Figure 5. And when reading data from on-chip RAM to the MPU, the data for the initial read cycle is stored in the bus holder (dummy read) and the MPU reads this stored data from bus holder for the next data read cycle as shown in Figure 6. This means that a dummy read cycle must be inserted between each pair of address sets when a sequence of address sets is executed. Therefore, the data of the specified address cannot be output with the read display data instruction right after the address sets, but can be output at the second read of data.
MPU signals
RS
/W R
DB0 to DB7
N
D(N)
D(N+1)
D(N+2)
D(N+3)
Internal signals
/W R N D(N) D(N+1) D(N+2) D(N+3)
BUS HOLDER
COLUMN ADDRESS
N
N+1
N+2
N+3
Figure 5. Write Timing
MPU signals
RS /W R /RD DB0 to DB7 N Dummy D(N) D(N+1)
Internal signals
/W R /RD BUS HOLDER COLUMN ADDRESS N N D(N) N+1 D(N+1) N+2 D(N+2) N+3
Figure 6. Read Timing
15
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
DISPLAY DATA RAM (DDRAM)
The Display Data RAM stores pixel data for the LCD. It is 65-row by 128-column addressable array. Each pixel can be selected when the page and column addresses are specified. The 65 rows are divided into 8 pages of 8 lines and the 9th page with a single line (DB0 only). Data is read from or written to the 8 lines of each page directly through DB0 to DB7. The display data of DB0 to DB7 from the microprocessor correspond to the LCD common lines as shown in Figure 7. The microprocessor can read from and write to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written into RAM at the same time as data is being displayed without causing the LCD flicker.
DB0 DB1 DB2 DB3 DB4
0 1 0 1 0
0 0 1 0 0
1 0 1 1 0
------
0 1 0 0 1
COM0 COM1 COM2 COM3 COM4 LCD Display
------
Display Data RAM
Figure 7. RAM-to-LCD Data Transfer Page Address Circuit
This circuit is for providing a Page Address to Display Data RAM shown in Figure 9. It incorporates 4-bit Page Address register changed by only the "Set Page" instruction. Page Address 8 (DB3 is "H", DB2, DB1 and DB0 is "L") is a special RAM area for the icons and display data DB0 is only valid. Line Address Circuit This circuit assigns DDRAM a Line Address corresponding to the first line (COM0) of the display. Therefore, by setting line address repeatedly, it is possible to realize the screen scrolling and page switching without changing the contents of on-chip RAM as shown in Figure 9 & Figure 10. It incorporates 7-bit Line Address register changed by only the initial display line instruction and 7-bit counter circuit. At the beginning of each LCD frame, the contents of register are copied to the line counter which is increased by CL signal and generates the Line Address for transferring the 128-bit RAM data to the display data latch circuit. However, display data of icons are not scrolled because the MPU can not access Line Address of icons.
16
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Column Address Circuit Column address circuit has a 7-bit preset counter that provides column address to the Display Data RAM as shown in Figure 9. When set Column Address MSB / LSB instruction is issued, 7-bit [Y6:Y0] is updated. And, since this address is increased by 1 each a read or write data instruction, microprocessor can access the display data continuously. And the Column Address counter is independent of page address register. ADC Select instruction makes it possible to invert the relationship between the column address and the segment outputs. It is necessary to rewrite the display data on built-in RAM after issuing ADC Select instruction. Refer to the following Figure 8. SEG output Column address [Y6:Y0] Display data LCD panel display ( ADC = 0 ) SEG 0 00H 1 SEG 1 01H 0 SEG 2 02H 1 SEG 3 03H 0 ... ... ... ... ... ... SEG 124 7CH 1 SEG 125 7DH 1 SEG 126 7EH 0 SEG 127 7FH 0
LCD panel display ( ADC = 1 )
... ...
Figure 8. The Relationship between the Column Address and the Segment Outputs
Segment Control Circuit This circuit controls the display data by the Display ON / OFF, reverse display ON / OFF and entire display ON / OFF instructions without changing the data in the display data RAM.
17
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Page Address
DB3 DB2 DB1 DB0
Data
DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7
Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH
initial line register = 00H
COM Output COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM17 COM18 COM19 COM20 COM21 COM22 COM23 COM24 COM25 COM26 COM27 COM28 COM29 COM30 COM31
0
0
0
0
Page 0
1/65 Duty
0
0
0
1
Page 1
0
0
1
0
Page 2
0
0
1
1
Page 3
0
1
0
1
0
1
1
0
0
1
1
1
1
0
0
0
DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0
Page 5
Page9 Page 6
Page 7
28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH
1/57 Duty
Page 8
COM40 COM41 COM42 COM43 COM44 COM45 COM46 COM47 COM48 COM49 COM50 COM51 COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM61 COM62 COM63 COMS
Column Address
ADC=0 ADC=1
00 01 02 03 04 05 7F 7E 7D 7C 7B 7A SEG0 SEG1 SEG2 SEG3 SEG4 SEG5
-------------
7A 7B 7C 7D 7E 7F 05 04 03 02 01 00 SEG122 SEG123 SEG124 SEG125 SEG126 SEG127
LCD Output
Initial start line address = 00H
Figure 9. Display Data RAM Map (Initial Line Address = 00H)
18
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Page Address
DB3 DB2 DB1 DB0
Data
DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7
Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH
Initial line register = 08H
COM Output COM56 COM57 COM58 COM59 COM60 COM61 COM62 COM63 COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM17 COM18 COM19 COM20 COM21 COM22 COM23
0
0
0
0
Page 0
End = 07H
Start = 08H 1/57Duty 1/65Duty
0
0
0
1
Page 1
0
0
1
0
Page 2
0
0
1
1
Page 3
0
1
0
1
0
1
1
0
0
1
1
1
1
0
0
0
DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB0
Page 5
Page9 Page 6
Page 7
28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH
Page 8
COM33 COM34 COM35 COM36 COM37 COM38 COM39 COM40 COM41 COM42 COM43 COM44 COM45 COM46 COM47 COM48 COM49 COM50 COM51 COM52 COM53 COM54 COM55 COM COMS
Column Address
ADC=0 ADC=1
00 01 02 03 04 05 7F 7E 7D 7C 7B 7A SEG0 SEG1 SEG2 SEG3 SEG4 SEG5
-------------
7A 7B 7C 7D 7E 7F 05 04 03 02 01 00 SEG122 SEG123 SEG124 SEG125 SEG126 SEG127
LCD Output
Initial start line address = 08H
Figure 10. Display Data RAM Map (Initial Line Address = 08H)
19
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
LCD DISPLAY CIRCUITS
Oscillator This is completely on-chip Oscillator and its frequency is nearly independent of VDD. This Oscillator signal is used in the voltage converter and display timing generation circuit. Display Timing Generator Circuit This circuit generates some signals to be used for displaying LCD. The display clock, CL(internal), generated by oscillation clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip RAM is generated in synchronization with the display clock and the display data latch circuit latches the 128-bit display data in synchronization with the display clock. The display data, which is read to the LCD driver, is completely independent of the access to the display data RAM from the microprocessor. The display clock generates an LCD AC signal (M) which enables the LCD driver to make a AC drive waveform, and also generates an internal common timing signal and start signal to the common driver. The frame signal or the line signal changes the M by setting internal instruction. Driving waveform and internal timing signal are shown in Figure 11.
20
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
64
65
1
2
3
4
5
6
7
8
9
10
11
12
58
59
60
61
62
63
64
65
1
2
3
4
5
6
CL(Internal)
FR(Internal)
M(Internal)
V0 V1 V2 V3 V4 VSS V0 V1 V2 V3 V4 VSS V0 V1 V2 V3 V4 VSS
COM0
COM1
SEG n
Figure 11. 2-frame AC Driving Waveform (Duty Ratio = 1/65)
64
65
1
2
3
4
5
6
7
8
9 10
11
12
58
59
60
61
62
63
64
65
1
2
3
4
5
6
CL(Internal) FR(Internal)
M(Internal)
V0 V1 V2 V3 V4 VSS V0 V1 V2 V3 V4 VSS V0 V1 V2 V3 V4 VSS
COM0
COM1
SEGn
Figure 12. N-line Inversion Driving Waveform (N = 5 , Duty Ratio = 1/65)
21
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
LCD DRIVER CIRCUIT
65-channel common driver and 128-channel segment driver configure this driver circuit. This LCD panel driver voltage depends on the combination of display data and M(internal) signal.
COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7
VDD
M
VSS V0 V1 V2
COM0
V3 V4 VSS V0 V1 V2
COM1
V3 V4 VSS V0 V1 V2
COM8 COM9 COM10 COM11 COM12 COM13 COM14
COM2
V3 V4 VSS V0 V1 V2
SEG0
V3 V4 VSS V0 V1 V2
SEG1
COM15 S E G 0 S E G 1 S E G 2 S E G 3 S E G 4
V3 V4 VSS V0 V1 V2
SEG2
V3 V4 VSS
Figure 13. Segment and Common Timing
22
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Partial Display on LCD The S6B0755 realizes the Partial Display function on LCD with low-duty driving for saving power consumption and showing the various display duty. To show the various display duty on LCD, LCD driving duty and bias are programmable via the instruction. And, built-in power supply circuits are controlled by the instruction for adjusting the LCD driving voltages
-- COMS ------------------------COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM17 COM18 COM19 COM20 COM21 COM22 COM23
Figure 14. Reference Example for Partial Display (Display Duty = 25)
-- COMS -- COM0 -- COM1 -- COM2 -- COM3 -- COM4 -- COM5 -- COM6 -- COM7 -- COM8 -- COM9 -- COM10 -- COM11 -- COM12 -- COM13 -- COM14 -- COM15 -- COM16 -- COM17 -- COM18 -- COM19 -- COM20 -- COM21 -- COM22 -- COM23
Figure 15. Partial Display (Partial Display Duty = 9, Initial COM0 = 0)
23
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
-- COMS ------------------------COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM17 COM18 COM19 COM20 COM21 COM22 COM23
Figure 16. Moving Display (Partial Display Duty = 9, Initial COM0 = 8)
24
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
POWER SUPPLY CIRCUITS
The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with lowpower consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are valid only in master operation and controlled by power control instruction. For details, refers to "Instruction Description". Table 9 shows the referenced combinations in using Power Supply circuits. Table 9. Recommended Power Supply Combinations User setup Only the internal power supply circuits are used Only the voltage regulator circuits and voltage follower circuits are used Only the voltage follower circuits are used Only the external power supply circuits are used Power control (VC VR VF) 111 V/C circuits ON V/R circuits ON V/F circuits ON VOUT V0 V1 to V4
Open External input Open Open
Open
Open
011
OFF
ON
ON
Open External input External input
Open
001 000
OFF OFF
OFF OFF
ON OFF
Open External input
25
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Voltage Converter Circuits These circuits boost up the electric potential between VCI and Vss to 3, 4, 5 or 6 times toward positive side and boosted voltage is outputted from VOUT pin. It is possible to select the lower boosting level in any boosting circuit by "Set DC-DC Step-up" instruction. When the higher level is selected by instruction, VOUT voltage is not valid. [C1 = 1.0 to 4.7 F] Vss VOUT Vss C1 VOUT
+
+
C1
C3+ C1-
C3+ VOUT = 3 x VCI C1 C1+ VCI Vss C2+ C2 C4+
+ +
VOUT = 4 x VCI
+ +
C1 C1
C1-
C1+ C2+ C2 C4+
+ -
C1
C1
VCI Vss
Figure 17. Three Times Boosting Circuit
Figure 18. Four Times Boosting Circuit
Vss VOUT
+
C1 VOUT = 5 x VCI
C3+ C1C1+ C2+ C2 C4+
+ + + +
C1 C1
C1 C1
VCI Vss
Figure 19. Five Times Boosting Circuit
26
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Voltage Regulator Circuits The function of the internal Voltage Regulator circuits is to determine liquid crystal operating voltage, V0, by adjusting resistors, Ra and Rb, within the range of |V0| < |VOUT|. Because VOUT is the operating voltage of operational-amplifier circuits shown in Figure 20, it is necessary to be applied internally or externally. For the Eq. 1, we determine V0 by Ra, Rb and VEV. The Ra and Rb are connected internally or externally by INTRS pin. And VEV called the voltage of electronic volume is determined by Eq. 2, where the parameter is the value selected by instruction, "Set Reference Voltage Register", within the range 0 to 63. VREF voltage at Ta= 25C is shown in Table 10. Rb V0 = (1 + ) x VEV [V] ------ (Eq. 1) Ra
(63 - ) VEV = (1 - ) x VREF [V] ------ (Eq. 2) 210 Table 10. . VREF Voltage at Ta = 25C REF 1 0 Temp. coefficient -0.05% / C External input VREF [ V ] 2.1 VEXT
VOUT
+ V EV V0 Rb VR
Ra VSS
GND
Figure 20. Internal Voltage Regulator Circuit
27
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
In Case of Using Internal Resistors, Ra and Rb (INTRS = "H") When INTRS pin is "H", resistor Ra is connected internally between VR pin and VSS, and Rb is connected between V0 and VR. We determine V0 by two instructions, "Regulator Resistor Select" and "Set Reference Voltage". Table 11. Internal Rb / Ra Ratio depending on 3-bit Data (R2 R1 R0) 3-bit data settings (R2 R1 R0) 000 1 + (Rb / Ra) 2.3 001 3.0 010 3.7 011 4.4 100 5.1 101 5.8 110 6.5 111 7.2
Figure 21 Shows V0 voltage measured by adjusting internal regulator register ratio (Rb / Ra) and 6-bit electronic volume registers for each temperature coefficient at Ta = 25 C.
16.00 (1, 1, 1) 14.00 12.00 (1, 1, 0) (1, 0, 1) (1, 0 ,0)
V0 voltage [V]
10.00 (0, 1, 1) 8.00 6.00 4.00 2.00 0.00 0 8 16 24 32 40 48 56 63 63 (0, 1, 0) (0, 0, 1) (0, 0, 0)
Electronic volume register (0 to 63)
Figure 21. Electronic Volume Level (Temp. Coefficient = -0.05% / C)
28
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
In Case of Using External Resistors, Ra and Rb (INTRS = "L") When INTRS pin is "L", it is necessary to connect external regulator resistor Ra between VR and VSS, and Rb between V0 and VR. Example: For the following requirements 1. LCD driver voltage, V0 = 10V 2. 6-bit reference voltage register = (1, 0, 0, 0, 0, 0) 3. Maximum current flowing Ra, Rb = 1 uA From Eq. 1 Rb 10 = (1 + ) x VEV [V] ------ (Eq. 3) Ra From Eq. 2 (63 - 32) VEV = (1 - ) x 2.1 = 1.79 [V] ------ (Eq. 4) 210 From requirement 3. 10 = 1 [uA] ------ (Eq. 5) Ra + Rb
From equations Eq. 3, 4 and 5 Ra = 1.79 [M] Rb = 8.21 [M] Table 12 Shows the Range of V0 depending on the above Requirements. Table 12. The Range of V0 Electronic volume level 0 V0 Voltage Follower Circuits VLCD voltage (V0) is resistively divided into four voltage levels (V1, V2, V3 and V4), and those output impedance are converted by the Voltage Follower for increasing drive capability. Table 13 shows the relationship between V1 to V4 level and each duty ratio. Table 13 LCD bias 1/N V1 (N-1)/N x V0 V2 (N-1)/N x V0 V3 2/N x V0 V4 1/N x V0 Remarks N = 4 to 9 8.21 ....... ....... 32 10.00 ....... ....... 63 11.73
29
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
REFERECE CIRCUIT EXAMPLES
[C1 = 1.0 to 4.7 [F], C2 = 0.47 to 2.0 [F]]
When using internal regulator resistors When not using internal regulator resistors
V DD INTRS VOUT C1 C1 C1 C2 C2 C2 C2 C2 C1 C1 + + + + + C3+ C1 C1+ C2+ C2 C4+ VR V0 V1 V2 V3 V4 Vss1 Vss2 C1 C1 C1 C1 Ra C2 C2 C2 C2 C2 + + + + + Rb VOUT C3+ C1 C1+ C2+ C2 C4+ VR V0 V1 V2 V3 V4 Vss1 Vss2 V SS
INTRS
C1
Vss
Vss
Figure 22. When Using all LCD Power Circuits (6-Time V/C: ON, V/R: ON, V/F: ON)
When using internal regulator resistors V DD When not using internal regulator resistors
INTRS
External power Supply
INTRS
External power Supply
VS
S
C2 C2 C2 C2 C2
+ + + + +
VOUT C3+ C1 C1+ C2+ C2 C4+ VR V0 V1 V2 V3 V4
Ra C2 C2 C2 C2 C2 + + + + + Rb
VOUT C3+ C1 C1+ C2+ C2 C4+ VR V0 V1 V2 V3 V4 Vss1 Vss2
Vss
Vss
Figure 23. When Using some LCD Power Circuits (V/C: OFF, V/R: ON, V/F: ON)
30
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
VDD INTRS VOUT C3+ C1C1+ C2+ C2C4+ VR V0 V1 V2 V3 V4 Vss1 Vss2
External Power Supply
+ + + + +
Vss
Figure 24. When Using only Voltage Follower Circuit (V/C: OFF, V/R: OFF, V/F: ON)
VDD INTRS VOUT C3+ C1C1+ C2+ C2C4+ VR V0 V1 V2 V3 V4 Vss1 Vss2
Vss
External Power Supply
Figure 25. When Not Using all LCD Power Circuits (V/C: OFF, V/R: OFF, V/F: OFF)
31
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
RESET CIRCUIT
Setting RESETB to "L" or Reset instruction can initialize internal function. When RESETB becomes "L", following procedure is occurred. Page address: 0 Column address: 0 Modify-read: OFF Display ON / OFF: OFF Initial display line: 0 (first) Initial COM0 register: 0 (COM0) Partial display duty ratio: 1/64 Icon enable/disable : 0 (disable) Reverse display ON / OFF: OFF (normal) n-line inversion register: 0 (disable) Entire display ON / OFF: OFF (normal) Power control register (VC, VR, VF) = (0, 0, 0) DC-DC step up: 3 times converter circuit = (0, 0) Regulator resistor select register: (R2, R1, R0) = (0, 0, 0) Reference voltage control register: (EV5, EV4, EV3, EV2, EV1, EV0) = (1, 0, 0, 0, 0, 0) LCD bias ratio: 1/9 SHL select: OFF (normal) ADC select: OFF (normal) Oscillator status: OFF Power save mode: release When RESET instruction is issued, following procedure is occurred. Page address: 0 Column address: 0 Modify-read: OFF Initial display line: 0 (First) Regulator resistor select register: (R2, R1, R0) = (0, 0, 0) Reference voltage control register (EV5, EV4, EV3, EV2, EV1, EV0) = (1, 0, 0, 0, 0, 0) Other instruction registers : Not Changed While RESETB is "L" or reset instruction is executed, no instruction except read status can be accepted. Reset status appears at DB4. After DB4 becomes "L", any instruction can be accepted. RESETB must be connected to the reset pin of the MPU, and initialize the MPU and this LSI at the same time. The initialization by RESETB is essential before used.
32
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
INSTRUCTION DESCRIPTION
Table 14. Instruction Table Instruction
Read display data Write display data Read status Set page address Set column address MSB Set column address LSB Set modify-read Reset modify-read Display ON / OFF Set initial display line register RS 1 1 0 0 0 0 0 0 0 0 0 0 Set initial COM0 register 0 Set partial display duty ratio Set n-line inversion 0 Release n-line inversion Reverse display ON / OFF 0 0 0 0 0 0 0 0 0 0 0 0 RW 1 0 1 0 0 0 0 0 0 0 0 0 BUSY 1 0 0 1 1 1 0 x 0 x 0 x 0 x 1 1 ON 0 0 0 1 1 0 1 S6 1 x 1 D6 1 x 1 0 RES 1 0 0 1 1 1 0 S5 0 C5 0 D5 0 x 1 1 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
x: Don't care Description
Read data from DDRAM Write data into DDRAM
Read data Write data 0 1 1 0 0 0 0 0 S4 0 C4 0 D4 0 N4 0 0 0 P3 0 Y3 0 1 1 0 S3 0 C3 1 D3 1 N3 0 0 0 P2 Y6 Y2 0 1 1 0 S2 1 C2 0 D2 1 N2 1 1 0 P1 Y5 Y1 0 1 1 x S1 x C1 x D1 x N1 0 1 0 P0 Y4 Y0 0 0 D x S0 x C0 x D0 x N0 0 REV
Read the internal status Set page address Set column address MSB Set column address LSB Set modify-read mode Release modify-read mode D = 0: display OFF D = 1: display ON 2-byte instruction to specify the initial display line to realize vertical scrolling 2-byte instruction to specify the initial COM0 to realize window scrolling 2-byte instruction to set partial display duty ratio 2-byte instruction to set n-line inversion register Release n-line inversion mode REV = 0: normal display REV = 1: reverse display I = 0 : Icon disable I = 1 : Icon enable EON = 0: normal display EON = 1: entire display ON
Icon enable/disable
0
0
1
0
1
0
0
0
1
I
Entire display ON / OFF
0
0
1
0
1
0
0
1
0
EON
33
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Table 16. Instruction Table (Continued) Instruction
Power control Select DC-DC step-up Select regulator resistor Set electronic volume register Select LCD bias SHL select RS 0 0 0 0 0 0 0 RW 0 0 0 0 0 0 0 DB7 0 0 0 1 x 0 1 DB6 0 1 0 0 x 1 1 DB5 1 1 1 0 EV5 0 0 DB4 0 0 0 0 EV4 1 0 DB3 1 0 0 0 EV3 0 SHL DB2 VC 1 R2 0 EV2 B2 x DB1 VR DC1 R1 0 EV1 B1 x DB0 VF DC0 R0 1 EV0 B0 x
Description
Control power circuit operation Select the step-up of the internal voltage converter Select internal resistance ratio of the regulator resistor 2-byte instruction to specify the electronic volume register Select LCD bias COM bi-directional selection SHL = 0: normal direction SHL = 1: reverse direction SEG bi-directional selection ADC = 0: normal direction ADC = 1: reverse direction 2-byte Instruction to specify the number of data bytes(SPI Mode). Start the built-in oscillator P = 0: standby mode P = 1: sleep mode Release power save mode Initialize the internal functions No operation Don't use this instruction.
ADC select
0 x
0 x x 0 0 0 0 0 0
1 1 D7 1 1 1 1 1 1
0 1 D6 0 0 1 1 1 1
1 1 D5 1 1 1 1 1 1
0 0 D4 0 0 0 0 0 1
0 1 D3 1 1 0 0 0 x
0 0 D2 0 0 0 0 0 x
0 0 D1 1 0 0 1 1 x
ADC 0 D0 1 P 1 0 1 x
Set Data Direction & Display Data Length(DDL) Oscillator ON start Set power save mode Release power save mode Reset NOP Test instruction x 0 0 0 0 0 0
34
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Read Display Data 8-bit data from Display Data RAM specified by the column address and page address can be read by this instruction. As the column address is incremented by 1 automatically after each this instruction, the microprocessor can continuously read data from the addressed page. A dummy read is required after loading an address into the column address register. Display Data cannot be read through the serial interface. RS 1 RW 1 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Read data
Write Display Data 8-bit data of display data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is incremented by 1 automatically so that the microprocessor can continuously write data to the addressed page. During auto-increment, the column address wraps to 0 after the last column is written. RS 1 RW 0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Write data
Set Page Address Set Column Address Data Write Column = Column +1 Yes
Set Page Address Set Column Address Dummy Data Read Column = Column +1 Data Read Column = Column +1 Yes
Data Write Continue ? No Optional Status
Data Read Continue ? No Optional Status
Figure 26. Sequence for Writing Display Data
Figure 27. Sequence for Reading Display Data
35
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Read Status Indicates the internal status of the S6B0755 RS 0 RW 1 DB7 BUSY DB6 ON DB5 RES DB4 0 DB3 0 DB2 0 DB1 0 DB0 0
Flag BUSY
Description The device is busy when internal operation or reset. Any instruction is rejected until BUSY goes Low. 0: chip is active, 1: chip is being busy. Indicates display ON / OFF status. 0: display ON, 1: display OFF Indicates the initialization is in progress by RESETB signal. 0: chip is active, 1: chip is being reset.
ON RES
Set Page Address Sets the Page Address of display data RAM from the microprocessor into the Page Address register. Any RAM data bit can be accessed when its Page Address and column address are specified. Along with the column address, the Page Address defines the address of the display RAM to write or read display data. Changing the Page Address doesn't effect to the display status. RS 0 P3 0 0 0 : 0 1 : 1 1 1 1 RW 0 P2 0 0 0 : 1 0 : 1 1 1 1 DB7 1 P1 0 0 1 : 1 0 : 0 0 1 1 DB6 0 P0 0 1 0 : 1 0 : 0 1 0 1 DB5 1 DB4 1 DB3 P3 DB2 P2 DB1 P1 DB0 P0
Selected page 0 1 2 : 7 8 : 12 13 14 15
Description
Accessible pages for displaying dot-matrix display data
Accessible page for displaying icons
Not accessible page. Do not use these pages.
36
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Set Column Address Sets the Column Address of display RAM from the microprocessor into the column address register. Along with the Column Address, the column address defines the address of the display RAM to write or read display data. When the microprocessor reads or writes display data to or from display RAM, Column Addresses are automatically incremented. Set Column Address MSB RS RW DB7 0 0 0
DB6 0
DB5 0
DB4 1
DB3 0
DB2 Y6
DB1 Y5
DB0 Y4
Set Column Address LSB RS RW DB7 0 Y6 0 0 0 : : : 1 1 1 0 Y5 0 0 0 : : : 1 1 1 0 Y4 0 0 0 : : : 1 1 1
DB6 0 Y3 0 0 0 : : : 1 1 1
DB5 0 Y2 0 0 0 : : : 1 1 1
DB4 0 Y1 0 0 1 : : : 0 1 1
DB3 Y3 Y0 0 1 0 : : : 1 0 1
DB2 Y2
DB1 Y1
DB0 Y0
Selected column address 0 1 2 : : : 125 126 127
37
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Set Modify-Read This instruction stops the automatic increment of the column address by the read display data instruction, but the column address is still increased by the Write display data instruction. And it reduces the load of microprocessor when the data of a specific area is repeatedly changed during cursor blinking or others. This mode is canceled by the reset Modify-read instruction. RS 0 RW 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 0 DB2 0 DB1 0 DB0 0
Reset Modify-Read This instruction cancels the Modify-read mode, and makes the column address return to its initial value just before the set Modify-read instruction is started. RS 0 RW 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 1 DB2 1 DB1 1 DB0 0
Set Page Address Set Column Address (N) Set Modify-Read Dummy Read Data Read Data Process Data Write No
Change Complete ? Yes Reset Modify-Read Return Column Address (N)
Figure 28. Sequence for Cursor Display
38
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Display ON / OFF Turns the display ON or OFF. This command has priority over Entire Display On/Off and Reverse Display On/Off. Commands are accepted while the display is off, but the visual state of the display does not change. RS RW DB7 1 DB6 0 DB5 1 DB4 0 DB3 1 DB2 1 DB1 1 DB0 D
0 0 D = 1: display ON D = 0: display OFF
Set Initial Display Line Register Sets the line address of display RAM to determine the initial display line using 2-byte instruction. The RAM display data is displayed at the top row (COM0) of LCD panel. The 1st Instruction RS RW 0 0
DB7 0
DB6 1
DB5 0
DB4 0
DB3 0
DB2 0
DB1 x
DB0 x
The 2nd Instruction RS RW 0 S6 0 0 : 0 0 1 : 1 0 S5 0 0 : 1 1 0 : 1
DB7 x S4 0 0 : 1 1 0 : 1
DB6 S6 S3 0 0 : 1 1 0 : 1
DB5 S5 S2 0 0 : 1 1 0 : 1
DB4 S4 S1 0 0 : 1 1 0 : 1
DB3 S3 S0 0 1 : 0 1 0 : 1
DB2 S2
DB1 S1
DB0 S0
Selected line address 0 1 : 62 63 No operation
Setting Initial Display Line Start 1st Instruction (2-byte Instruction for Mode Setting) 2nd Instruction (2-byte Instruction for Register Setting) Setting Iinitial Display Line End Figure 29. The Sequence for Setting the Initial Display Line
39
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Set Initial COM0 Register Sets the initial row (COM0) of the LCD panel using the 2-byte instruction. By using this instruction, it is possible to realize the window moving without the change of display data. The 1st Instruction RS 0
nd
RW 0
DB7 0 DB7 x C3 0 0 0 0 : 1 1 1 1
DB6 1 DB6 x C2 0 0 0 0 : 1 1 1 1
DB5 0 DB5 C5 C1 0 0 1 1 : 0 0 1 1
DB4 0 DB4 C4 C0 0 1 0 1 : 0 1 0 1
DB3 0 DB3 C3
DB2 1 DB2 C2
DB1 x DB1 C1
DB0 x DB0 C0
The 2 Instruction RS RW 0 C5 0 0 0 0 : 1 1 1 1 0 C4 0 0 0 0 : 1 1 1 1
Initial COM0 COM0 COM1 COM2 COM3 : COM60 COM61 COM62 COM63
Setting Initial COM0 Start 1st Instruction (Mode Setting) 2nd Instruction (Initial COM0 Setting) Setting Initial COM0 End end Figure 30. Sequence for Setting the Initial COM0
40
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Set Partial Display Duty Ratio When the icon mode is disable, Sets the duty ratio within range of 16 to 64 to realize partial display by using the 2-byte instruction. When the icon mode is enable, Sets the duty ratio within range of 17 to 65 to realize partial display by using the 2-byte instruction. This table is icon disable case. The 1st Instruction RS RW 0
nd
DB7 0 DB7 x
DB6 1 DB6 D6
DB5 0 DB5 D5
DB4 0 DB4 D4
DB3 1 DB3 D3
DB2 0 DB2 D2
DB1 x DB1 D1
DB0 x DB0 D0
0
The 2 Instruction RS RW 0 0
Icon Enable/Disable Bit = 0 D6 0 : 0 0 0 0 0 : 0 0 0 1 1 : 1 D5 0 : 0 0 0 0 0 : 1 1 1 0 0 : 1 D4 0 : 1 1 1 1 1 : 1 1 1 0 0 : 1 D3 0 : 0 0 0 0 0 : 1 1 1 0 0 : 1 D2 0 : 0 0 0 0 0 : 1 1 1 0 0 : 1 D1 0 : 0 0 0 1 1 : 0 1 1 0 1 : 1 D0 0 : 0 0 1 0 1 : 1 0 1 0 0 : 1 No operation 1/16 1/17 1/18 1/19 : 1/61 1/62 1/63 1/64 No operation Selected partial duty ratio
Setting Partial Display Start
1st Instruction (Mode Setting) 2nd Instruction (Partial Display Duty Setting)
Setting Partial Display End
Figure 31. Sequence for Setting Partial Display
41
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Icon Enable/Disable Bit = 1 D6 0 : 0 0 0 0 0 : 0 0 1 1 1 : 1 D5 0 : 0 0 0 0 0 : 1 1 0 0 0 : 1 D4 0 : 1 1 1 1 1 : 1 1 0 0 0 : 1 D3 0 : 0 0 0 0 0 : 1 1 0 0 0 : 1 D2 0 : 0 0 0 0 1 : 1 1 0 0 0 : 1 D1 0 : 0 0 1 1 0 : 1 1 0 0 1 : 1 D0 0 : 0 1 0 1 0 : 0 1 0 1 0 : 1 No operation 1/17 1/18 1/19 1/20 : 1/62 1/63 1/64 1/65 No operation Selected partial duty ratio
42
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Set N-line Inversion Register Sets the inverted line number within range of 3 to 33 to improve the display quality by controlling the phase of the internal LCD AC signal (Internal M) by using the 2-byte instruction. The DC-bias problem could be occurred if K is even number. So, we recommend customers to set K to be odd number. K : D/N D : The number of display duty ratio (D is selectable by customers) N : N for N-line inversion (N is selectable by customers). The 1st Instruction RS RW 0 0
DB7 0
DB6 1
DB5 0
DB4 0
DB3 1
DB2 1
DB1 x
DB0 x
The 2nd Instruction RS RW 0 N4 0 0 0 : 1 1 1 0 N3 0 0 0 : 1 1 1
DB7 x N2 0 0 0 : 1 1 1
DB6 x N1 0 0 1 : 0 1 1
DB5 x N0 0 1 0 : 1 0 1
DB4 N4
DB3 N3
DB2 N2
DB1 N1
DB0 N0
Selected n-line inversion 0-line inversion (frame inversion) 3-line inversion 4-line inversion : 31-line inversion 32-line inversion 33-line inversion
Setting N-line Inversion Start 1st Instruction (Mode Setting) 2nd Instruction (N-line Inversion Setting) Setting N-line Inversion End
Figure 32. Sequence for Setting Partial Display Release N-line Inversion Returns to the frame inversion condition from the n-line inversion condition. RS 0 RW 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 0 DB2 1 DB1 0 DB0 0
43
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Reverse Display ON / OFF Reverses the display status on LCD panel without rewriting the contents of the display data RAM. RS 0 REV 0 (normal) 1 (reverse) RW 0 DB7 1 DB6 0 DB5 1 DB4 0 DB3 0 DB2 1 DB1 1 DB0 REV
RAM bit data = "1" LCD pixel is illuminated LCD pixel is not illuminated
RAM bit data = "0" LCD pixel is not illuminated LCD pixel is illuminated
Icon enable / Disable Allows the icon driver circuit to be enabled or disabled, thus changing the duty ratio setting. RS
0
RW
0
DB7
1
DB6
0
DB5
1
DB4
0
DB3
0
DB2
0
DB1
1
DB0
I
I 0 (disable) 1 (enable)
Duty Range 1/16 ~ 1/64 1/17 ~ 1/65
Entire Display ON / OFF Forces the whole LCD points to be turned on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held. This instruction has priority over the reverse display ON / OFF instruction. RS 0 EON 0 (normal) 1 (entire) RW 0 DB7 1 DB6 0 DB5 1 DB4 0 DB3 0 DB2 1 DB1 0 DB0 EON
RAM bit data = "1" LCD pixel is illuminated LCD pixel is illuminated
RAM bit data = "0" LCD pixel is not illuminated LCD pixel is illuminated
44
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Power Control Selects one of eight power circuit functions by using 3-bit register. An external power supply and part of internal power supply functions can be used simultaneously. RS 0 VC 0 1 0 1 0 1 RW 0 VR DB7 0 VF DB6 0 DB5 1 DB4 0 DB3 1 DB2 VC DB1 VR DB0 VF
Status of internal power supply circuits Internal voltage converter circuit is OFF Internal voltage converter circuit is ON Internal voltage regulator circuit is OFF Internal voltage regulator circuit is ON Internal voltage follower circuit is OFF Internal voltage follower circuit is ON
45
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Select DC-DC Step-up Selects one of 3 DC-DC step-up to reduce the power consumption by this instruction. It is very useful to realize the partial display function. RS 0 RW 0 DB7 0 DB6 1 DB5 1 DB4 0 DB3 0 DB2 1 DB1 DC1 DB0 DC0
DC1 0 0 1 1
DC0 0 1 0 1
Selected DC-DC converter circuit 3 times boosting circuit 4 times boosting circuit 5 times boosting circuit 5 times boosting circuit
Regulator Resistor Select Selects resistance ratio of the internal resistor used in the internal voltage regulator. See voltage regulator section in power supply circuit. Refer to Table 12. RS 0 R2 0 0 : 1 1 RW 0 R1 0 0 : 1 1 DB7 0 R0 0 1 : 0 1 DB6 0 DB5 1 DB4 0 DB3 0 [Rb / Ra] ratio Small : : : Large DB2 R2 DB1 R1 DB0 R0
46
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Set Electronic Volume Register Consists of 2-byte instruction The 1st instruction sets electronic volume mode, the 2nd one updates the contents of electronic volume register. After second instruction, electronic volume mode is released. The 1st Instruction RS RW 0 0
DB7 1
DB6 0
DB5 0
DB4 0
DB3 0
DB2 0
DB1 0
DB0 1
The 2nd Instruction RS RW 0 EV5 0 0 : : 1 1 0 EV4 0 0 : : 1 1
DB7 x EV3 0 0 : : 1 1
DB6 x EV2 0 0 : : 1 1
DB5 EV5 EV1 0 0 : : 1 1
DB4 EV4 EV0 0 1 : : 0 1
DB3 EV3
DB2 EV2
DB1 EV1
DB0 EV0
Reference voltage () 0 1 : : 62 63
Setting Electronic Volume Start 1st Instruction for Mode Setting 2nd Instruction for Register Setting Setting Electronic Volume End Figure 33. Sequence for Setting the Electronic Volume
47
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Select LCD Bias Selects LCD Bias ratio of the voltage required for driving the LCD. RS 0 B2 0 0 0 0 1 1 1 1 RW 0 B1 0 0 1 1 0 0 1 1 DB7 0 B0 0 1 0 1 0 1 0 1 DB6 1 DB5 0 DB4 1 DB3 0 DB2 B2 DB1 B1 DB0 B0
Selected LCD bias 1/4 1/5 1/6 1/7 1/8 1/9 1/9 1/9
SHL Select COM output scanning direction is selected by this instruction which determines the LCD driver output status. RS 0 RW 0 DB7 1 DB6 1 DB5 0 DB4 0 DB3 SHL DB2 x DB1 x DB0 x
SHL = 0: normal direction (COM0 COM63) SHL = 1: reverse direction (COM63 COM0)
ADC Select Changes the relationship between RAM column address and segment driver. The direction of segment driver output pins could be reversed by software. This makes IC layout flexible in LCD module assembly. RS RW DB7 DB6 DB5 DB4 0 DB3 0 DB2 0 DB1 0 DB0 ADC
0 0 1 0 1 ADC = 0: normal direction (SEG0 SEG127) ADC = 1: reverse direction (SEG127 SEG0)
48
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Set Data Direction & Display Data Length (3-Pin SPI Mode) Consists of two bytes instruction. This command is used in 3-Pin SPI mode only(PS0 = "L" and PS1 = "L"). It will be two continuous commands, the first byte control the data direction(write mode only) and inform the LCD driver the second byte will be number of data bytes will be write. When RS is not used, the Display Data Length instruction is used to indicate that a specified number of display data bytes are to be transmitted. The next byte after the display data string is handled as command data. The 1st Instruction: Set Data Direction (Only Write Mode) RS RW DB7 DB6 DB5 DB4 x x 1 1 1 0
DB3 1
DB2 0
DB1 0
DB0 0
The 2nd Instruction: Set Display Data Length (DDL) Register RS RW DB7 DB6 DB5 DB4 x x D7 D6 D5 D4
DB3 D3
DB2 D2
DB1 D1
DB0 D0
D7 0 0 0 : 1 1 1
D6 0 0 0 : 1 1 1
D5 0 0 0 : 1 1 1
D4 0 0 0 : 1 1 1
D3 0 0 0 : 1 1 1
D2 0 0 0 : 1 1 1
D1 0 0 1 : 0 1 1
D0 0 1 0 : 1 0 1
Display Data Length 1 2 3 : 254 255 256
Oscillator ON Start This instruction enables the built-in oscillator circuit. RS 0 RW 0 DB7 1 DB6 0 DB5 1 DB4 0 DB3 1 DB2 0 DB1 1 DB0 1
Reset This instruction resets initial display line, column address, page address, and common output status select to their initial status, but dose not affect the contents of display data RAM. This instruction cannot initialize the LCD power supply, which is initialized by the RESETB pin. RS 0 RW 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 0 DB2 0 DB1 1 DB0 0
49
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Power Save The S6B0755 enters the Power Save status to reduce the power consumption to the static power consumption value and returns to the normal operation status by the following instructions. Set Power Save Mode RS RW DB7 0 0 P = 0: standby mode P = 1: sleep mode 1
DB6 0
DB5 1
DB4 0
DB3 1
DB2 0
DB1 0
DB0 P
Release Power Save Mode RS RW DB7 0 0 1
DB6 1
DB5 1
DB4 0
DB3 0
DB2 0
DB1 0
DB0 1
Set Power Save Mode
Sleep Mode Oscillator Circuits: OFF LCD Power Supply Circuits: OFF All COM / SEG Output Level: VSS
Release Power Save Mode
Release Sleep Mode
Figure 34. Power Save Routine NOP Non Operation Instruction RS 0 RW 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 0 DB2 0 DB1 1 DB0 1
Test Instruction This instruction is for testing IC. Please do not use it. RS 0 RW 0 DB7 1 DB6 1 DB5 1 DB4 1 DB3 x DB2 x DB1 x DB0 x
50
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Referential Instruction Setup Flow: Initializing with the Built-in Power Supply Circuits
User System Setup by External Pins
Start of Initialization
Power ON (VDD-VSS) Keeping the RESETB Pin = "L"
Waiting for Stabilizing the Power
RESETB Pin = "H"
User Application Setup by Internal Instructions [Display Duty Select] [ADC Select] [SHL Select] [COM0 Register Select]
User LCD Power Setup by Internal Instructions [Oscillator ON] [DC-DC Step-up Register Select] [Regulator Resistor Select] [Electronic Volume Register Select] [LCD Bias Register Select] [Power Control]
Waiting for Stabilizing the LCD Power Levels
End of Initialization
Figure 35. Initializing with the Built-in Power Supply Circuits
51
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Referential Instruction Setup Flow: Initializing without the Built-in Power Supply Circuits
User System Setup by External Pins
Start of Initialization
Power ON (VDD-VSS) Keeping the RESETB Pin = "L"
Waiting for Stabilizing the Power
RESETB Pin = "H"
Set Power Save
User Application Setup by Internal Instructions [Display Duty Select] [ADC Select] [SHL Select] [COM0 Register Select]
User LCD Power Setup by Internal Instructions [Oscillator ON] Regulator or Follower Register Select [Power Control]
Release Power Save
Waiting for Stabilizing the LCD Power Levels
End of Initialization
Figure 36. Initializing without the Built-in Power Supply Circuits
52
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Referential Instruction Setup Flow: Data Displaying
End of Initialization
Display Data RAM Addressing by Instruction [Initial Display Line] [Set Page Address] [Set Column Address]
Write Display Data by Instruction [Display Data Write]
Turn Display ON / OFF Instruction [Display ON / OFF]
End of Data Display
Figure 37. Data Displaying
Referential Instruction Setup Flow: Power OFF
Optional Status
Set Power Save by Instruction
Power OFF (VDD-VSS)
End of Power OFF
Figure 38. Power OFF
53
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Referential Instruction Setup Flow: Partial Duty Changing
Start of Partial changing
Set Display OFF by Internal Instruction [Display ON / OFF]
Set Standby Mode by Internal Instruction [Power Save Mode]
Set Partial Duty by Internal Instructions [Partial Display Duty Ratio Select] [Initial Display Line Register] [COM0 Register Select]
User LCD Power Setup by Internal Instructions [DC-DC Step-up Register Select] [Regulator Resistor Select] [Electronic Volume Register Select] [LCD Bias Register Select] [Power Control]
Waiting for Discharging the LCD Power Levels
Release Power Save
Waiting for Stabilizing the LCD Power Levels Write Display Data & Display ON by Internal Instruction [Display Data Write] [Display ON / OFF] End of Partial Changing
Figure 39. Partial Duty Changing
NOTE:1. Partial COM0 register setting for COM H/W half: [64 - (user duty) ] / 2
54
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS
Table 15. Absolute Maximum Ratings Parameter Supply voltage range External reference voltage Input voltage range Operating temperature range Storage temperature range
NOTES: 1. VDD, V0, VOUT, V1 to V4, VEXT and VCI are based on VSS = 0V. 2. Voltage VOUT V0 V1 V2 V3 V4 VSS must always be satisfied. 3. If supply voltage exceeds its absolute maximum range, this LSI may be damaged permanently. It is desirable to use this LSI under electrical characteristic conditions during general operation. Otherwise, this LSI may malfunction or reduced LSI reliability may result.
Symbol VDD V0, VOUT V1, V2, V3, V4 VEXT VIN TOPR TSTR
Rating - 0.3 ~ + 7.0 - 0.3 ~ + 17.0 - 0.3 ~ V0 + 0.3 +0.3 ~ VDD - 0.3 ~ VDD + 0.3 - 40 ~ + 85 - 65 ~ + 150
(VSS = 0V) Unit V V V V V C C
55
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
DC CHARACTERISTICS
Table 16. DC Characteristics (VSS = 0V, VDD = 1.8~3.3V, Ta=-40~85C) Item Operating voltage (1) Operating voltage (2) High Input voltage Low Output voltage High Low VIL VOH VOL IIL IOZ RON fFR IOH = -0.5mA IOL = 0.5mA VIN = VDD or VSS VIN = VDD or VSS Ta = 25C, V0 = 8V Ta = 25C VSS 0.8VDD VSS - 1.0 - 3.0 70 2.0 85 0.2VDD VDD V 0.2VDD + 1.0 + 3.0 3.0 100 A A k Hz *3 *5 SEGn COMn *6 *7 *4 Symbol VDD V0 VIH Condition Min. 1.8 4.0 0.8VDD Typ. Max. 3.3 15.0 VDD V *3 Unit V V Pin used VDD *1 V0, *2
Input leakage current Output leakage current LCD driver ON resistance Frame frequency
Table 17. DC Characteristics Item Voltage converter circuit output voltage Voltage regulator circuit operating voltage Voltage follower circuit operating voltage Reference voltage Symbol VOUT Condition x3 / x4 / x5 voltage conversion (no-load ) 95 99 % VOUT Min. Typ. Max. Unit Pin used
VOUT
5.4
-
15.0
V
VOUT
V0 VREF Ta = 25C
4.0 2.04
2.10
15.0 2.16
V V
V0 *8 *9
56
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Dynamic Current Consumption (1) when An External Power Supply is used. Table 18. Dynamic Current 1 (External Power) (VDD = 2.4V, Ta = 25C) Item Symbol Condition V0-Vss = 9.0V, duty = 1/65 (Display Off) IDD1 V0-Vss = 9.0V, duty = 1/65 (Display On , Checker Pattern) 15 *10 Min Typ Max 10 Unit Pin used *10
Dynamic current consumption (1)
Dynamic Current Consumption (2) when The Internal Power Supply is ON Table 19. . Dynamic Current 2 (Internal Power) Item Symbol Condition V0 - Vss = 9.0V, x4 boosting, duty = 1/65, normal mode (Display Off) IDD2 V0 - Vss = 9.0V, x4 boosting, duty = 1/65, normal mode (Display On , Checker Pattern) 300 *10 Min. Typ. (VDD = 2.4V, Ta = 25C) Max. Unit Pin used 190 *10
Dynamic current consumption (2)
Current Consumption during Power Save Mode Table 20. Power Save Mode Current (VDD = 2.4V, Ta = 25C) Item Sleep mode current Symbol IDDS1 Condition During sleep Min. Typ. Max. 3 Unit Pin used *10
57
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Table 21. The Relationship between Oscillation Frequency and Frame Frequency Duty ratio 1/N Item FCL Fosc
On-chip oscillator circuit is FFR x N fFR x 4 x N used (fOSC: oscillation frequency, fCL: display clock frequency, fFR: frame frequency, N = 17 to 65)
[* Remark Solves] *1. Though the wide range of operating voltages is guaranteed, a spike voltage change may affect the voltage assurance during access from the MPU. *2. In case of external power supply is applied. *3. CS1B, RS, DB0 to DB7, E_RD, RW_WR, RESETB, PS1, PS0, INTRS, and REF *4. DB0 to DB7 *5. Applies when the DB0 to DB7 pins are in high impedance. *6. Resistance value when -0.1[mA] is applied during the ON status of the output pin SEGn or COMn. RON [k] = V[V] / 0.1[mA] (V : voltage change when -0.1[mA] is applied in the ON status.) *7. See Table 21 for the relationship between oscillation frequency and frame frequency. *8. The voltage regulator circuit adjusts V0 within the voltage follower operating voltage range. *9. On-chip reference voltage source of the voltage regulator circuit to adjust V0. *10. Applies to the case where the on-chip oscillation circuit is used and no access is made from the MPU. The current consumption, when the built-in power supply circuit is ON or OFF. The current flowing through voltage regulation resistors(Rb and Ra) is not included. It does not include the current of the LCD panel capacity, wiring capacity, etc.
58
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
AC CHARACTERISTICS
Read / Write Characteristics (8080-series MP)
RS tAS80 tCY80 tPWLW, tPWLR /RD, /WR CS1B DB0 to DB7 ( Write ) tACC80 DB0 to DB7 ( Read ) Figure 40. Read / Write Characteristics (8080-series MPU) Table 22 Item Address setup time Address hold time System cycle time Pulse width low for write Pulse width high for write Pulse width low for read Pulse width high for read Data setup time Data hold time RW_WR (/WR) E_RD (/RD) DB0 to DB7 Signal RS Symbol tAS80 tAH80 tCY80 tPWLW tPWHW tPWLR tPWHR tDS80 tDH80 Condition (VDD = 1.8 ~ 3.3V, Ta = -40 ~ +85C) Min. Max. Unit 0 0 500 120 120 240 120 80 30 280 200 ns ns ns ns ns ns tOD80 0.9VDD 0.1VDD tDS80 tPWHW, tPWHR tDH80 tAH80
Read access time tACC80 CL = 100 pF Output disable time tOD80 10 NOTE: *1. The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. (tr + tf) < (tCY80 - tPWLW - tPWHW ) for write, (tr + tf) < (tCY80 - tPWLR - tPWHR ) for read
59
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Read / Write Characteristics (6800-series Microprocessor)
RS, R/W tAS68 tCY68 tEWLW, tEWLR E CS1B DB0 to DB7 ( Write ) tACC68 DB0 to DB7 ( Read ) Figure 41. Read / Write Characteristics (6800-series Microprocessor) Table 23 (VDD = 1.8 ~ 3.3V, Ta = -40 ~ +85C) Min. Max. Unit 0 0 500 120 120 240 120 30 5 CL = 100 pF 10 60 50 ns ns ns ns ns ns tOD68 0.1VDD 0.9VDD tEWHW, tEWHR tDS68 tAH68
tDH68
Item Address setup time Address hold time System cycle time Enable width high for write Enable width low for write Enable width high for read Enable width low for read Data setup time Data hold time Read access time Output disable time
Signal RS RW E_RD (E) E_RD (E) DB0 to DB7
Symbol tAS68 tAH68 tCY68 tEWHW tEWLW tEWHR tEWLR tDS68 tDH68 tACC68 tOD68
Condition
NOTE: *1. The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. (tr + tf) < (tCY68 - tEWHW - tEWLW ) for write, (tr + tf) < (tCY68 - tEWHR - tEWLR ) for read
60
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
Serial Interface Characteristics
tCSS CS1B tASS RS tCYS DB6 ( SCLK ) 0.9VDD 0.1V DD tWLS tDSS DB7 ( SID ) Figure 42 Table 24 Item Serial clock cycle SCLK high pulse width SCLK low pulse width Address setup time Address hold time Data setup time Data hold time CS1B setup time CS1B hold time Signal DB6 (SCLK) RS DB7 (SID) CS1B Symbol tsCY tsHW tsLW tASS tAHS TDSS tDHS TCSS tCHS
tCHS tAHS
tWHS tDHS
Condition
(VDD = 1.8 ~ 2.6V, Ta = -40 ~ +85C) Min. Max. Unit 111 60 60 60 60 60 60 60 60 ns
ns ns ns
Item Serial clock cycle SCLK high pulse width SCLK low pulse width Address setup time Address hold time Data setup time Data hold time CS1B setup time CS1B hold time
Signal DB6 (SCLK) RS DB7 (SID) CS1B
Symbol tsCY tsHW tsLW tASS tAHS TDSS tDHS TCSS tCHS
(VDD = 2.6V~ 3.3V, Ta = -40 ~ +85C) Condition Min. Max. Unit 58.8 30 30 30 30 30 30 30 30 ns
ns ns ns
NOTE: *1. The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.
61
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
Reset Input Timing
tRW RESETB tR Internal status During reset Reset complete
Figure 43 Table 25 Item Reset low pulse width Reset time Signal RESETB Symbol tRW tR Condition (VDD = 1.8 ~ 3.3V, Ta = -40 ~ +85C) Min. Max. Unit 1000 1000 ns ns
62
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
REFERENCE APPLICATIONS
MICROPROCESSOR INTERFACE
In Case of Interfacing with 6800-series (PS0 = "H", PS1 = "H")
CS1B RS
CS1B RS E_RD RW_WR DB0 to DB7 RESETB PS0 PS1
6800-series MPU
E RW DB0 to DB7 RESETB V DD V DD
S6B0755
Figure 44. Interfacing with 6800-series
In Case of Interfacing with 8080-series (PS0 = "H" , PS1 = "L" )
CS1B RS
CS1B RS E_RD RW_WR DB0 to DB7 RESETB PS0 PS1
6800-series MPU
/RD WR DB0 to DB7 RESETB V DD V SS
S6B0755
Figure 45. Interfacing with 8080-series
63
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 1.0
S6B0755
In Case of Serial Peripheral Interface with RS Pin (PS0 = "L" , PS1 = "H" )
CS1B RS SID
CS1B RS DB7(SID) DB6(SCLK) RESETB DB0 to DB5 PS0 PS1
S6B0755
MPU
SCLK RESETB OPEN V SS V DD Figure 46. Serial Interface
In Case of Serial Peripheral Interface with software command (PS0 = "L" , PS1 = "L" )
CS1B Vss/Vdd SID
CS1B RS DB7(SID) DB6(SCLK) RESETB DB0 to DB5 PS0 PS1
S6B0755
MPU
SCLK RESETB OPEN V SS V SS Figure 47. Serial Interface
64
S6B0755
PRELIMINARY SPEC. VER. 1.0
128 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD
CONNECTIONS BETWEEN S6B0755 AND LCD PANEL
Single Chip Configurations (1/65 Duty)
(R) (R)
64 x 12 8 pixels
(R)
64 x 12 8 pixels
(R)
SEG0 SEG1 SEG102 SEG 127
COMS COM0 COM31
SEG127 SEG 102 SEG1 SEG0
COM32 COM63 COMS
S6B0755 (Bottom View)
COM32 COM63 COMS
S6B0755 (Top View)
COMS COM0 COM31
Figure 48. SHL = 0, ADC = 1
Figure 49. SHL = 0, ADC = 0

(R)

(R)
64 x 12 8 pixels
(R)
64 x 12 8 pixels
(R)
SEG0 SEG1 SEG102 SEG 127
COMS COM0 COM31
SEG127 SEG 102 SEG1 SEG0
COM32 COM63 COMS
S6B0755 (Bottom View)
COM32 COM63 COMS
S6B0755 (Top View)
COMS COM0 COM31
Figure 50. SHL = 1, ADC = 0
Figure 51. SHL = 1, ADC = 1
65

▲Up To Search▲

Price & Availability of S6B0755

	To Download S6B0755 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .